Abstract
A circuit structure for implementing a multilayer artificial neural network, the circuit comprising: a plurality of memristors implementing a synaptic grid array, the memristors storing weights of the network; and a calculation and control module configured to calculate the value of weight adjustments within the network.
| Original language | English |
|---|---|
| Patent number | US2021097379 |
| IPC | G11C 11/ 54 A I |
| Priority date | 26/09/20 |
| Publication status | Published - 1 Apr 2021 |