A VLSI architecture for a run-time multi-precision reconfigurable booth multiplier
- Zhou Shun*
- , Oliver A. Pfänder
- , Hans Jörg Pfleiderer
- , Amine Bermak
*Corresponding author for this work
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
18
Link opens in a new tab
Citations
(Scopus)