A reconfigurable hardware implementation of tree classifiers based on a custom chip and a CPLD for gas sensors applications

Amine Bermak*, Dominique Martinez

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

5 Citations (Scopus)

Abstract

This paper describes a hardware implementation of tree classifiers based on a custom VLSI chip and a CPLD chip. The tree classifier comprises a first layer of threshold logic unit, implemented on a reconfigurable custom chip, followed by a logical function implemented using a CPLD chip. We first describe the architecture of tree classifiers and compare its performance with support vector machine (SVM) for different data sets. The reconfigurability of the hardware (number of classifiers, topology and precision) is discussed. Experimental results show that the hardware presents a number of interesting feature such as reconfigurability, as well as improved fault tolerance.

Original languageEnglish
PagesA32-A35
Publication statusPublished - 2004
Externally publishedYes
EventIEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering - Chiang Mai, Thailand
Duration: 21 Nov 200424 Nov 2004

Conference

ConferenceIEEE TENCON 2004 - 2004 IEEE Region 10 Conference: Analog and Digital Techniques in Electrical Engineering
Country/TerritoryThailand
CityChiang Mai
Period21/11/0424/11/04

Fingerprint

Dive into the research topics of 'A reconfigurable hardware implementation of tree classifiers based on a custom chip and a CPLD for gas sensors applications'. Together they form a unique fingerprint.

Cite this